 |
What hurdles are blocking your path to the functional verification finish line? Lack of good testbench automation technologies to validate complex design properties, access to robust verification IP for emerging standards such as PCI Express and Super speed USB3.0,Serial ATA having to use proprietary verification only languages and their steep learning curves, or poor simulation throughput and capacity for large RTL and gate-level designs? |
Our PCI Express 3.0, Super speed USB3.0,Serial ATA verification IP3.0, provides comprehensive core compliance testing and robust chip and system-level verification capabilities ensuring the highest integrity of your design. The verification environment supports advanced SystemVerilog OVM and VMM implementations.
Our Insight is a semi-formal verification product that enables engineers to hunt down deep, corner-case bugs in their designs and improve functional coverage resulting in shortened functional verification cycles and higher design quality.
Insight utilizes a SystemVerilog compliant mixed logic and symbolic simulation engine in conjunction with formal temporal solver engines to uncover sequential logic defects and generate counterexample test sequences to expose them.
Our distributed parallel simulation enables you to scale your simulation performance and capacity by 5-10X speeding up critical processes such as RTL system verification and validation of chip-level timing closure and ATPG/BIST pattern sign-off.
|
Delivering tomorrow's verification solutions built on the tools you know, own, and use today.
Now that's the right way to get to finish line in record time!
|
 |
|
 |
Visit Avery Design at PCI-SIG DevCon 2010
June 23-24, 2010
Santa Clara Convention Center
Santa Clara, California
PCIe 3.0 models and compliance tests
PCIe Gen3 PIPE PHY solution
AXI and AHB based core-level integration
|
|
| |
|
 |
Avery at 47th DAC presentation => Avery booth #1363 |
 |
Avery Design Twitter : http://twitter.com/avery_design |
|
|